# 7800 SOFTWARE GUIDE

# INTRODUCTIO

The 7800 is a product which combained the ATAN 2500 hardware with a new graphics chip called MARIA. The satina 2000 library of aptringer will run on the 7800 as they do on the 2500, but new cartringes designed to access the improved hardware will be able to take aboutage of a large ranher of improvements.

### to take advantage overview or 7800

Ignoring the 2101 environment, which is identical to the ATARI 2610, the 7900 environment is observatorized by the following: (2) 5116's - 4K bytes of MAN.

6532 - 1/0. YIA - sounds, some imput ports. Espanded cartridge slot. SALLY (6502) - misroprocessor running at 1.79 Miss.

Additionally, there is a protection circuit which verifies that sech cartridge his the correct encrypted data before enabling

sech cartridge has the correct energyted data better evinessing 7800 mede. Excryption will be covered in smother document, but see Appendix 1, 7800 Memory Map, for information about reserving space for energysison.

# 111616

There are two (2) 53.0 2xx8 BAN chips on the 1900 PC board, together they obeyp solteness a '1900' to x'2727'. They are '00ff' and x'0246' a '1007' to attend are properties a '0040' a x' '00ff' and x'0246' a '0079' to attend are page (quick secess) SMM and first page (stack) SAM. Refer to the memory map appendix for further information.

This chip is used only for 1/0 in 7800 mode, whereas in 2600 mode it also supplies all DAY and timers. The functions are more at also supplies all DAY and timers. The functions are more more than the property of the state of t

operation. May access to this chip (joytick, and switch (Jo) will daws the microgredesart to giot to 1,19 Mer. The ports and switches convected through the 65% are joydick (Johnson, gam select, persent of the first post of the ports and switches convected through the 65% are introduced. The ports and switches the converted to the first post of the firs

The TIA is only partly accessible in 7800 mode. While it occupies eddresses x'CODO' - x'CODF; In 2000 mode, only the section at x'CCCC' - x'CCIF' is eveniente in 7800 mode. The only significant (usesble) registers of these are the sound releted registers and the input ports (fire builtons, paddle controllers). Any arrang to the TIS will sause the property to elow from 1.79

Mts to 1.19 Mts. CARTRIDGE SLOT

The partridge sint is larger for 7900 mode cartridges. The edditional lines are: three (3) eddress lines (now all 16 address that MAM may be added to any contridge very simply: the phase 2 contriduce and have it symphotograph with the existing Sally chin; on ending line on that one may mix in sudio signals generated on the cartridge: e composite video line, so that external video eignele may be included; and the MALT line, to enable the cartridge to distinguish MARIA BOM acresses from SALLY BOM

SALGY (6502)

This is the microprocessor, which is else used in the ATARI 5200. The only thing appoint about the Sally chip is that is her a HALT line, which allows the functionality described above.

MARIA This is the custom chic which is the heart of +he 7800. It

handles all prachics and video including the VSYNU and VSLANK

MANIA does not employ the concepts of players. Missiles. and niavfield, as do the 2500 and 5200. Instead MARIA uses on songoach to graphics commonly used in coin-operated games. Each rester of the duspley may be thought of ea e bit map. This map is contained in an eres of the MARIA chip called the Line RAM. toformation to first stored into the Line Ball then later read from Line Ball and displayed on the erreen.

Consider for a moment funt one rester of display. One would openous this rester's graphics by storing data into line MAN. This is done by appointing what date should be put at what

horizontal location. Graphics may be apacified in small pieces. and overlapped. The order in which pieces of a rester are specified determines object priority with the last obtain enecified on too.

When graphic date is specified to be stored into bins BAM, it will reference any one of wight (8) color malettas. Each nivel of data will take on any one of three (3) colors from the specified pelette, or may be turned off (transparent). Assin. the Line EAM contains only one rester of graphics information. ton came son qualitation only one rester or graphical information. There are actually two line RAM buffers. While one is being reed (displayed), the other is being written for display the rest castar this means that the construction of practice for a rester may take as long as, but no longer than, one waster, and

that arestand must be stored into Line RAN on a rester by rester The only limit to the number, and also of objects on one econ line is the mount of time it takes to lose each join Line EAF. as all loading must occur during one soan line.

There are a total of 262 rusters per frame (1/60th second). The "visible" screen (during which MASIA streepts display) starts on raster 15 and ends on rester 258. The area found visible on ell raster 16 and ends on rester 25s. The area found visible on 433 television sets starte on rester 41 and ends on rester 232, 192 soan lines later. Any display outside this area may not appear on all televisions. See Appendix 4, Frame Timino. for work

Display is ecomplished automatically by MARIA and consists of two twake: constructing the line SAM, and displaying the graphics. These happen simultaneously in NARIA, Construction of line Ham is autometically initiated every restar by MARIA. and in directed by a predefined list of instructions called the Display (hiract Manory Arcess). This means that the 5502 (SALLY) processing in suspended while MARIA comes in and interrogates the NAM and BOM for Display List and graphics information. BMA will occur every "wisible" sum line and lests no longer than one soon line. Recause the Line EAM being constructed is displayed on the following som line, MARJA will read such Bisply List one line before it is actually displayed. All Line FAM is cleared on a line by line besis and SACRUSEND color will be displayed if no date is written.

# Display list

DISPLAY

DMA is usinly concerned with reading the Display List. This is a list of instructions for where to find graphics date. Where to gut if on the sorsen, and other details for constructing a soan line. The Display List is mede up of many "Beaders." Most beeders are four (4) bytes long (the exception is discussed

# later). If the second byte of a header is eard, it indicates the end of the Display List, and EMA will stop allowing the 6502 to routing nomessume. The format of the beader is as follows:

1	A7	A6	AS	24	A3	A2	A1	A0
	P2	F1	70	we	кз	N2	W1	но
	A15	A14	A23	A12	A11	A10	A9	A8

or

# PALETTE WIDTE

ADDRESS (A15-A0) PALETTE (P2-P0) MIDTH (M4-M5) - Address of graphics information. - Refers to color palettes 0-7. - 2's complement of width. Specifies number of bytes of graphics date to fetch: values

HORIZONTAL POSITION (H7+H5)

- X location on the screen where left adge of graphics is to be placed. 0-159 => Visible 100-255 => Not visible. Each brader Le conserved with one graphicm item, which can be say widebs. If an objects thould appear on a sean line, the Display List for that sonn line would be tee (10) hasders long, followed by two (2) bytes, the first of which is ignored, and the second of which should be zero to end DMA.

A bissuak List may organ monly one pure bowedary, so it can be no

a memoray mass day Gross only one page overseary, 80 lt can be no more than 512 bytes long. Additionally, Display lists must be in MAM, due to the required access time.

## impley List :

MOGAL Course to Departer that to reserve a force that the course to Departer that the course of the

The arous of rasters specified by one DLL entry is called a the group of tactor spectral by the same according to the second property of Larger somes mean less HAM is nasded for Dibe, Display Lists, and Character Maps (see DMA MCDIS below). But upon consideration of how to use comes, you will realize that to achieve smooth vertical motion each stamp must be pedded at top and bottom with garos. For example, if the top raster of an object is to accear on the last line of a 16 high zone, it must have 15 lines of seros above it. If that object is 5 pixels (2 bytes) wide, and tes too line of data is located at x'CFO4' and x'CFO4', then you will need two bytes of geros at x'3004', x'0104', x'0304',... and x'0504' (remember that OFFEET degreements). As this can add up to many pages of zeros, you can specify that MARIA should interpret certain data so seron, even if it inn't. This is cultad "Molay DMA" because DMA will see "holay" in the date that aren't really there. This can be enabled and disabled on a some he are been all a mr annu Malay Two has been almed at 5 or 16 rester somes, but will have the same effect for other some sizes. MARIA can be told to interpret odd 4K blocks as seros. for 16 bigh tones, or odd 2K blocks as mercs for 8 bigh somes. This will only work for addresses above x '8000'. This searce that these blocks can hold meaningful code, or tables. Or

# graphics data used in a sone where Holey DMA is not on-

One of the bits of a DLL entry table 9821A to generate a Dispite itself teteropysis [121] for that zone. The interrupt will setually occur following 200A on the last line of the FREVIOUS some. This televrupt is non-massable, and closure the processor to no to the address specified by the Not weeke at a FFFA and a PFFFE is address specified by the Not weeke at a FFFA and a PFFFE is address. The processor is a FFFA and a PFFFE is address. The processor is a FFFA and a PFFFE is address.

the former of a 3 buts DC1 entry in an follows:

 MID	HB D OFFS	* *
	HICH DL ADDRE	9 9

# where:

- Display List Interrupt fing.
- 1 => Interrupt after DSA on last line of previous mone. 16 high some Moley DMA enable.
  - 1 -> Instict. DM interprets odd 4% blocks so seros. (Al2 high -> data -0) 6 high mum Boley DM. cosble 0 -> Not washled.
- 1 => Inabled, DMA interprete odd 2x blocks as sares. (All high => data =0)

d bits only.

DG. ADDRESS - Address of Display List for this some.

A Display List List may cross only one page boundary, so it can
be no most than 512 bytes long. Additionally, Display List Lists

must be in PAN, due to the required screen time.

----

# DNA Modes

There are two modes for specifying graphics date. The first. called Diract mode, is what has just been explained, where a Eneder (In the Display List) points directly to graphics data. The other mode is called Indirect or Churacter mode, and is somewhat different in that the Header points to a Character Not which in turn points to graphics date. Indirect mode is selected by every header that requires it vis an extended (5 byte long) header. The format of this header is as follows:

A7	<b>A</b> 5	A5	A4	A3	A2	A1	AO
wn:	1	IND	0	۰	0	0	0
ALS	A14	A13	AL2	All	A10	AP	AB
P2	71	10	NC	из	W2	W1	N
							-

	LOW ADDRESS
	MODE BYTE
	IIGH ADDRESS
PALE	TE NIDTH

- Address of graphics information. . Write note bit. 0 => 160x2 or 320x1 1 -> 150x4 or 320x2

IND -0 > Direct mode.

-2 Almington mode

PALETH (72-F0) = Nuferm 0 color palettes 0-7.

NIOTH (w8-NO) = 2'e complessed of width.

Specifies number of bytes or
ornshice data to fathat values

osifico (NT-NI) - X location on the ecreen where left edge of graphics is to be placed. 0-150 -> Visible. 167-25% -> Not visible.

Nyan around occurs at 255/0

There is an added borus to five byte handers. Seemsse the end of DMA is indicated by the presence of a zero in the second byte of a header, and in a five byte header the width byte is not the second but the fourth, a width of zero is waild in an extended header, and will be interpreted as a value of 12.

Indirect mode, when emlected, only laste as long as the corresponding header in being processed. MARIA will return to

In indirect mode, the width indicates bys many Chercetar Ngs contented by the content of the con

the Character Map is composed by W entries, where W is the specified width and each entry is one byte long. Each entry is a Low address byte of a cherenter, and the Hage Down Date is a specified by the Character and the Hage CHARACTE Lander specified by the Character and the Character of the Ch

## malan Mad

The normal display node is 160 mode, where the screen is divided into 160 pixels horizontally. Typically graphics are done in 160% mode, where there are two color bits specified for each pixel, and these two color bits rafer to one of the eight colors. Alternately, one may specify graphics in 1800% mode.

where there are four polor bits per pixel. In this mode, each byte of graphics data would specify only two (2) pixels of graphics. If higher resolution is preferred, 320ul mode in the common aboles, where the screen is divided into 320 pixels horizontally and each pixel has one color bit. A more colorful 320x2 mode is elso available with two color bits par pixel.

Smiaction of a particular mode is accomplished through two agnarate conventions; specification of MRITE MODE, and acceptication of SEAD MODE. MRITE MODE is specified wie the Mr. bit of an extended (5 byte) header, as described above. MEAD work in grantfied win the CTEL register. Both of these anactifications will remain in effect until respectfued. MRITE MODE is not initialized by MARIA on power-up, and must be initialized by the cartridge before any display occurs. The reason for specifying Whith Mote via an extended header, is to allow the programmer to charge for 160s2 to 160s4 for from 320s2 to \$20el or vice-verse) during the DMA for a particular scan to acomi, or viol-verse; during one see not a particular boar line. For more information about modes see CTSL under REGISTERS.

The location of the MARIA registers which control the display is shown in Appendix 1, 7800 Memory Map. The nalette registers are used to specify colors for the rachics. There ere eight paletter, and each contains three

colors. The colors themselves are specified in the form :

where ChrCD us the opior, and 13-LO is the luminosity, for a total of 256 different hams.

The palette registers are labeled FOC1, FOC1, FOC1, FIC1, FIC1, FIC2, FIC3, FIC1, FIC2, FIC3, FI he selected based on the value in FGC2. Color zero of any palette is transperent. Additionally, there is a register delled BACKDERD used to specify background color. All the palettes and swenths are shaplester, but they must be read using "Absolute, index" addressing of the 6502.

The OFFSET register is a 4 bit value which gots added, sytomatically, to the high address byte on any graphics date fatch, whether Direct or Indirect. This register is internal to MABIA. and is set by each Display List list entry.

In a previous incurration, the OFFEST register occupied a memory address. This address is now wacant, but you should STORE INFO THERE OR POMING REPAIRION.

THESE OF

CHARMET
The CHARMET register serves to specify the high eddress for my graphics data fatch in Character (Indirect) mode. As you recall, the Character May (pointed to by the Wester in the Dayley List) specifies the low eddress bytes of prephice data. Each of the State of the Dayley List) specifies the low eddress bytes of prephice data. Each of the Dayley List of the Character o

data should be found. The CHARBASE register is MRITE CRLY.

OPEN stands for Daspley List Pointer Pointer Eigh, was thus is DPEN stands for Daspley List Pointer Pointer Eight of the Daspley List List. This register is MATE ORIGIN. The Daspley List Dist way cross one page Bounzary, in which case POPH is Internally any cross one page Bounzary, it is not come to provide the any cross one page Bounzary, it is not considered to any cross one page Bounzary, it is not considered to it was the construction of the construction of the construction of western to be thought on the page 10 per construction of the constructio

9097

This register is used to specify the low eddress byte of the Daspley list List. It, too, is MRITE ONLY.

METAT is a READ ONLY register which communicates the status of Werlsoni Black vis bit 7 (MSB). When this bit is 1 WEANS is on. YEAR ONLY HOPE OF THE WEAT IS BOTH TO SECOND ONLY THE WEANS IN CO.

Vertices minto the Cit 7 (mos), which there are an a various are or West Verback turns off, few will begin according to your Display List. This transition occurs at rester 16 of the frame.

SINL

The CTRL remister is a NRICE DMLY register used to control meny

The CTM register is a WAITS UNIT register used to control meny of the modes of MARIA. Through this requieted one control management of the day of modified which the bedroom of color established of the day of modified the day of the

CTAL also specifies whether characters (in Character mode) are one or two bytes wide. That is, in Character (Indirect) sode, whether one, or two bytes of graphics data should be fatched at the address pointed to by the Character Map entry and CHARACS. The advantage of two byte oberesters is that the same number of pixels can be specified with helf as many Cheracter Map entries. The disadvantage is that when chemping one character, twice as much of the screen is affected.

This register also controls whather the color burst signed is generated or not. If color burst is turned off, the graphics are, of course, displayed in black and white, bur with a greater clarity than if the gray scale colors (x\*CO\* - x\*O\*\*) were used.

Another but of CTEL anables "Kenyeroe" mode which aliminates transparancy, so that any puzzl of color "0" will be beakground color, rather than transparant. For the derivation of this name see the ATAKI coincep game Kenjerob.

MAN may be turned on or off via the CTM. register. At power-up 90M is off, and must be varied on by the cartidge. This should not be done until after DPMs and DPMs have been stored (so that NA doesn't try to read a DML free any many the stored (so that register) is not to be supported by the stored of the sto

Finally, CTML is where the READ MODE sportion of the graphics most in salected (presenter the MINISTER MODE portion is salected of the salected (presenter the MINISTER MODE portion is salected to the salected of the salect

The WRITE MODE selects between a.) 160x2 or 320x1 and b.) 160x4 or 320x2. The Read mode selects between a.) 320x or 320c, b.) 2200 or 3200, and c.) 160x(x2) or 160x(x2) or 160x(x4). The following table should be more informative:

MODE	MN	MM1	BH
160A	G C	0	
320A			
3200			
3100	0	1	0

200A mode is a true 330al mode. Finals that are "on refer to color two (2) of the specifice plainter. Fixes that are off are color two (2) of the specific plainter. Fixes that are off are 200 mode, which is a 2002 dodgeny mode, coly the most specific plainter to the fixes. This mean that withen polarity and the specific plainter to the fixes of the specific plainter. The specific plainter that th

teic on heakground color imsteed. If both pixels are off, they will be transparent. MEIN Exemptor and one on things work or one concerning 200 modes in that made. Another fector concerning 200 modes in that the horizontal positioning atill happens like 160 mode. This means that in 330 modes, objects con only be positioned in 2 pixel increments.

300 erd 300 are display moder somewhat similar to 2008 and 300. respectively. They see what you would get if you chemped MITT mode without chemping MAID mode learn as chemping modes a fact that they see that the second second

In 1564 mode, spain only the west significant palette bit is read (note that 1504 and 2500 share the see WHITE solds ensure). Receives there are more color bits then each palette one handle. The colors of the second of the sec

The CTSL register is excanged as follows:

CK	1001	IMO	CM	BC	XM	9042	8
_	_	-	-		-	_	

# Mere

- Color Will. 0 => Normal color: 1 => No solor buret. - DMA control.
- D=) Test A (DO NOT USE) 1 => Test B (DO NOT USE) 2 => Normel DMA.
- CH Character Width.
  0 -> Two (2) byte cherecters.
  1 -> Single byte characters.
  Border Control.
  - so sorper control.

    0 => Seeklyround color border.

    1 => Sizek border.

    \*\*Yennaron' Mode Switch.
  - pm "Kengaroo" Mode Switch:


    0 = Transpareony.
    1 => "Kangaroo" mode: no transparency.
    Emil Node:
     Sand Node:

----

#### 0 -> 160w2, or 160w4 1 -> Not used. 2 -> 3208 or 320p. 3 -> 320A or 320C.

[MANNING: TEST A [DM = 0] and TEST B (DM = 1) should NOT be used! These are for testing the chip at manufacturing lise, and may ownse irracoverable problems, as well as possible DAMAGE TO THE BASE UNIT!)

# The coding of graphics data is straightforward for most of these mades. In 160x2 mode, each pair of bits is arranged so that the leftmost pixel's color is specified by the most significant pair of bits, and the rightmost pixel by the least significant pair of



In 160s4 mode, the data is read as follows: the left pixel's color is specified by bits 1,2,7,6 (where 8 is MRM, 6 to LEE). The right pixel is specified by bits 1,0,5,4 (where 2 is MRD, 6



1



\*\*\*\*

bite 73 52 31 40
pisele 3300n(x2)

2500 most allows more colors than 2500, but carrows really be apporting patient, which is resemble nonetained of 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is on, it is not color to 1.5 a pice is not pice is not



come parter but parter buts drived the soles of the parallafle only patter but used for paralla definition is the most flow only patter but used for paralla definition is the most flow of the paralla definition in the most flow of the paralla definition of the paralla definition of the follows: sain is the most apprinted but for a two but pair. But the least significant bit of this pair is either for or it. Or the least significant bit of this pair is either for or it. Or it is not the paralla definition of the paralla definition


# ASPENDIX 1: 7400 HEMONY HAP

The secury map of the 7000, orempically illustrated on the next to 12 years was said for that of the 2000, with the selection not only of MAIA, but also of 40 of MAI. This MAI is selected for the selection of this selection of this selection of this selection of the selection o

		FROM					<u>70</u>			
1.	TIA	0000	оожк	0000	0000	-	0000	OCEX	0001	1111
2.	MARIA	0000	ODXX	0010	0000		0000	00xx	0011	1111
3.	6532 PORTS	0000	0010	1000	0000		0000	0010	1111	1111
4.	6592 RAM (DON'T	0000 (	010X	1000	0000	-	9000	01000	1111	1111
5.	EAN	0001	1000	0000	0000	-	0010	0111	1111	1111
6.	RAN SHADOW	GOXD -	DOCA	0100	0000	-	0020	000A	1111	1111
9.	RAM	001X	x000	0000	0000	-	0033	X111	1111	1111

where X means Took to Care, " and A means the bits may be 1 or 0, but are not ignored. Dirties and 6 induced that justee of the form x 1800 - x 12777 appear in march, and first pages. The least received at X 1800 X 13000 X 1300 X 2 3000 Weeking this 6 to even exceeded at X 18000 X 13000 X 1300 Weeking this 6 to even market by the complete of X 4 medium.

must be left free. Put FFs in this eree until encrypted.



		7800 SQUATES	
INTECER	800 K '01'	INDUT PORT CONTROL ("VALAME" IN TIA)	WO
		AUDIO CONTROL CHANNEL O	WO
INPT4			
18775	MON K . OD.	SOUTH OF CHIEFA (MILLION TO BE TAX)  AND SOUTH OF CHIEFA (MILLION TO BE TAX OF CHIEFA (MILLION TO BE TA	NO
BACKGEND	EGU X '20'	BACKSKOUND COLOR	8/8
PCC1			
P0C2			
P0C3			
NSYNC			
P1C1			
7102			
7103			
METAT			
P2C1			
72C2			
F203			
DPFH			
PBC1			
13C3			
Paca			
DFFC			
P4C1			
P4C2			
P4C3			
CHARRAST			
PSC1			
P5C2		- DOEGN 2 - DOEGN 3	
		FOR FUTURE EXPANSION -STORE SERO HER	
OFFSET			
	800 X .38.		
7602	BCU X '3A'		
76C3 CTAL			
9701	BCC X .3b.	PALETTE 7 - COLOR 1	0/N
P7C2	850 X .38.	* 0000K 2	8/9
P7C2	800 X .38.	FOR PUTURE EXPANSION -STORE RESO HEP PALETTE 6 - COCCOM 2 - COCCOM 2	n/w
BACKY	800 X,580.	PO, PI JOYSTICK DIRECTIONAL INPUT CONSOLE ENTITIONS 1/O CONTROL FOR SMCHA 1/O CONTROL FOR SMCHA	8/N
SWOVE	EQU X:202	CONSOLE SWITCHES	80
CTLSMA	EQU X'281'	I/O CONTROL FOR SWERK	8/8
CILINE	EGn X, 583,	I/O CONTROL FOR PACKE	6/N

# ASSESSMENT TO DRIVE TENSING

There is some uncertainty as to the number of cycles DMA will require, because the interpal RMAI chip tuning presolution is 7-16 MGs, while the 5002 runs at a their TW seek of the 1002 runs at a their TW seek of the 1002 runs at a their TW seek of the 1002 runs at a their TW seek of the 1002 runs at a their TW seek of the 1002 runs at a their TW seek of the 1002 runs at a their tuning the 1002 runs at a their tuning tu

All t	ines	listed below refer to	7.15 MEs	cycles.
		DMA stertup	5+9	cycles
		Header (4 byte) Header (5 byte)	8 12	cycles cycles
		Graphics Feads: Direct Indirect/1 byte Indirect/2 byte	3 6 9	cycles cycles cycles
		Character Map access	3	cycles
		Shotdown Times: Last line of some Other lines of some	10+13 4 - 7	cycles cycles

End of YHIANK is made up of a SMA startup plus a Long shutdown. DNA does not began until ? opp (1.79 Min) cycles into exch seen lines. The significance of this is that there is enough time to smill the company begins. This figure should, however, be included in any SMA usersy calculations.

Another timing characteristic is that there is one mpu (7.16 MHz) cycle bateon IMA shutdown and generation of a DLI.

# APPENDIX 4: FRAME TIMING

